


<b>V<sub>DS</sub></b>	<b>20</b>	<b>V</b>
<b>R<sub>DS(on)</sub> max</b> (@V <sub>GS</sub> = 10V)	<b>13.4</b>	<b>mΩ</b>
<b>R<sub>DS(on)</sub> max</b> (@V <sub>GS</sub> = 4.5V)	<b>18.3</b>	
<b>Q<sub>g (typical)</sub></b>	<b>7.4</b>	<b>nC</b>
<b>I<sub>D</sub></b> (@T <sub>A</sub> = 25°C)	<b>10</b>	<b>A</b>



#### Features

Industry-standard pinout SO-8 Package
Compatible with Existing Surface Mount Techniques
RoHS Compliant, Halogen-Free
MSL1, Industrial qualification

#### Benefits

Multi-Vendor Compatibility
Easier Manufacturing
Environmentally Friendlier
Increased Reliability

Base Part Number	Package Type	Standard Pack		Orderable Part Number
		Form	Quantity	
IRF8910PbF-1	SO-8	Tube/Bulk	95	IRF8910PbF-1
		Tape and Reel	4000	IRF8910TRPbF-1

#### Absolute Maximum Ratings

	Parameter	Max.	Units
V <sub>DS</sub>	Drain-to-Source Voltage	20	V
V <sub>GS</sub>	Gate-to-Source Voltage	± 20	
I <sub>D</sub> @ T <sub>A</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	10	A
I <sub>D</sub> @ T <sub>A</sub> = 70°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	8.3	
I <sub>DM</sub>	Pulsed Drain Current ①	82	
P <sub>D</sub> @ T <sub>A</sub> = 25°C	Power Dissipation	2.0	W
P <sub>D</sub> @ T <sub>A</sub> = 70°C	Power Dissipation	1.3	
	Linear Derating Factor	0.016	W/°C
T <sub>J</sub>	Operating Junction and	-55 to + 150	°C
T <sub>STG</sub>	Storage Temperature Range		

#### Thermal Resistance

	Parameter	Typ.	Max.	Units
R <sub>θJL</sub>	Junction-to-Drain Lead	—	42	°C/W
R <sub>θJA</sub>	Junction-to-Ambient ④⑤	—	62.5	

Notes ① through ⑤ are on page 10

**Static @  $T_J = 25^\circ\text{C}$  (unless otherwise specified)**





	Parameter	Min.	Typ.	Max.	Units	Conditions
$\text{BV}_{\text{DSS}}$	Drain-to-Source Breakdown Voltage	20	—	—	V	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$
$\Delta \text{BV}_{\text{DSS}}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	0.015	—	V/ $^\circ\text{C}$	Reference to $25^\circ\text{C}, I_D = 1\text{mA}$
$R_{\text{DS(on)}}$	Static Drain-to-Source On-Resistance	—	10.7	13.4	m $\Omega$	$V_{\text{GS}} = 10\text{V}, I_D = 10\text{A}$ ③
		—	14.6	18.3		$V_{\text{GS}} = 4.5\text{V}, I_D = 8.0\text{A}$ ③
$V_{\text{GS(th)}}$	Gate Threshold Voltage	1.65	—	2.55	V	$V_{\text{DS}} = V_{\text{GS}}, I_D = 250\mu\text{A}$
$\Delta V_{\text{GS(th)}}/\Delta T_J$	Gate Threshold Voltage Coefficient	—	-4.8	—	mV/ $^\circ\text{C}$	
$I_{\text{DSS}}$	Drain-to-Source Leakage Current	—	—	1.0	$\mu\text{A}$	$V_{\text{DS}} = 16\text{V}, V_{\text{GS}} = 0\text{V}$
		—	—	150		$V_{\text{DS}} = 16\text{V}, V_{\text{GS}} = 0\text{V}, T_J = 125^\circ\text{C}$
$I_{\text{GSS}}$	Gate-to-Source Forward Leakage	—	—	100	nA	$V_{\text{GS}} = 20\text{V}$
	Gate-to-Source Reverse Leakage	—	—	-100		$V_{\text{GS}} = -20\text{V}$
$g_{\text{fs}}$	Forward Transconductance	24	—	—	S	$V_{\text{DS}} = 10\text{V}, I_D = 8.2\text{A}$
$Q_g$	Total Gate Charge	—	7.4	11	nC	$V_{\text{DS}} = 10\text{V}$ $V_{\text{GS}} = 4.5\text{V}$ $I_D = 8.2\text{A}$ See Fig. 6
$Q_{\text{gs}1}$	Pre-V <sub>th</sub> Gate-to-Source Charge	—	2.4	—		
$Q_{\text{gs}2}$	Post-V <sub>th</sub> Gate-to-Source Charge	—	0.80	—		
$Q_{\text{gd}}$	Gate-to-Drain Charge	—	2.5	—		
$Q_{\text{godr}}$	Gate Charge Overdrive	—	1.7	—		
$Q_{\text{sw}}$	Switch Charge ( $Q_{\text{gs}2} + Q_{\text{gd}}$ )	—	3.3	—	nC	$V_{\text{DS}} = 10\text{V}, V_{\text{GS}} = 0\text{V}$ $V_{\text{DD}} = 10\text{V}, V_{\text{GS}} = 4.5\text{V}$ $I_D = 8.2\text{A}$ Clamped Inductive Load
$t_{\text{d(on)}}$	Turn-On Delay Time	—	6.2	—		
$t_r$	Rise Time	—	10	—		
$t_{\text{d(off)}}$	Turn-Off Delay Time	—	9.7	—		
$t_f$	Fall Time	—	4.1	—	pF	$V_{\text{GS}} = 0\text{V}$ $V_{\text{DS}} = 10\text{V}$ $f = 1.0\text{MHz}$
$C_{\text{iss}}$	Input Capacitance	—	960	—		
$C_{\text{oss}}$	Output Capacitance	—	300	—		
$C_{\text{rss}}$	Reverse Transfer Capacitance	—	160	—		


**Avalanche Characteristics**

	Parameter	Typ.	Max.	Units
$E_{\text{AS}}$	Single Pulse Avalanche Energy ②	—	19	mJ
$I_{\text{AR}}$	Avalanche Current ①	—	8.2	A


**Diode Characteristics**

	Parameter	Min.	Typ.	Max.	Units	Conditions
$I_s$	Continuous Source Current (Body Diode)	—	—	2.5	A	MOSFET symbol showing the integral reverse p-n junction diode.
	Pulsed Source Current (Body Diode) ①	—	—	82		
$V_{\text{SD}}$	Diode Forward Voltage	—	—	1.0	V	$T_J = 25^\circ\text{C}, I_S = 8.2\text{A}, V_{\text{GS}} = 0\text{V}$ ③
	Reverse Recovery Time	—	17	26	ns	$T_J = 25^\circ\text{C}, I_F = 8.2\text{A}, V_{\text{DD}} = 10\text{V}$
$Q_{\text{rr}}$	Reverse Recovery Charge	—	6.5	9.7	nC	$dI/dt = 100\text{A}/\mu\text{s}$ ③


**Fig 1.** Typical Output Characteristics**Fig 2.** Typical Output Characteristics**Fig 3.** Typical Transfer Characteristics**Fig 4.** Normalized On-Resistance vs. Temperature




**Fig 5.** Typical Capacitance vs.  
Drain-to-Source Voltage




**Fig 6.** Typical Gate Charge Vs.  
Gate-to-Source Voltage




**Fig 7.** Typical Source-Drain Diode  
Forward Voltage




**Fig 8.** Maximum Safe Operating Area




**Fig 9.** Maximum Drain Current vs.  
Ambient Temperature




**Fig 10.** Threshold Voltage vs. Temperature




**Fig 11.** Maximum Effective Transient Thermal Impedance, Junction-to-Ambient




**Fig 12.** On-Resistance vs. Gate Voltage




**Fig 13.** Maximum Avalanche Energy vs. Drain Current




**Fig 14.** Unclamped Inductive Test Circuit and Waveform




**Fig 15.** Gate Charge Test Circuit




**Fig 16.** Switching Time Test Circuit



**Fig 17.** Switching Time Waveforms



**Fig 15.** Peak Diode Recovery  $dv/dt$  Test Circuit for N-Channel HEXFET® Power MOSFETs



**Fig 16.** Gate Charge Waveform

## Power MOSFET Selection for Non-Isolated DC/DC Converters

### Control FET

Special attention has been given to the power losses in the switching elements of the circuit - Q1 and Q2. Power losses in the high side switch Q1, also called the Control FET, are impacted by the  $R_{ds(on)}$  of the MOSFET, but these conduction losses are only about one half of the total losses.

Power losses in the control switch Q1 are given by;

$$P_{loss} = P_{conduction} + P_{switching} + P_{drive} + P_{output}$$

This can be expanded and approximated by;

$$\begin{aligned} P_{loss} &= \left( I_{rms}^2 \times R_{ds(on)} \right) \\ &+ \left( I \times \frac{Q_{gd}}{i_g} \times V_{in} \times f \right) + \left( I \times \frac{Q_{gs2}}{i_g} \times V_{in} \times f \right) \\ &+ \left( Q_g \times V_g \times f \right) \\ &+ \left( \frac{Q_{oss}}{2} \times V_{in} \times f \right) \end{aligned}$$

This simplified loss equation includes the terms  $Q_{gs2}$  and  $Q_{oss}$  which are new to Power MOSFET data sheets.

$Q_{gs2}$  is a sub element of traditional gate-source charge that is included in all MOSFET data sheets. The importance of splitting this gate-source charge into two sub elements,  $Q_{gs1}$  and  $Q_{gs2}$ , can be seen from Fig 16.

$Q_{gs2}$  indicates the charge that must be supplied by the gate driver between the time that the threshold voltage has been reached and the time the drain current rises to  $I_{dmax}$  at which time the drain voltage begins to change. Minimizing  $Q_{gs2}$  is a critical factor in reducing switching losses in Q1.

$Q_{oss}$  is the charge that must be supplied to the output capacitance of the MOSFET during every switching cycle. Figure A shows how  $Q_{oss}$  is formed by the parallel combination of the voltage dependant (non-linear) capacitance's  $C_{ds}$  and  $C_{dg}$  when multiplied by the power supply input buss voltage.

### Synchronous FET

The power loss equation for Q2 is approximated by;

$$\begin{aligned} P_{loss} &= P_{conduction} + P_{drive} + P_{output}^* \\ P_{loss} &= \left( I_{rms}^2 \times R_{ds(on)} \right) \\ &+ \left( Q_g \times V_g \times f \right) \\ &+ \left( \frac{Q_{oss}}{2} \times V_{in} \times f \right) + \left( Q_{rr} \times V_{in} \times f \right) \end{aligned}$$

\*dissipated primarily in Q1.

For the synchronous MOSFET Q2,  $R_{ds(on)}$  is an important characteristic; however, once again the importance of gate charge must not be overlooked since it impacts three critical areas. Under light load the MOSFET must still be turned on and off by the control IC so the gate drive losses become much more significant. Secondly, the output charge  $Q_{oss}$  and reverse recovery charge  $Q_{rr}$  both generate losses that are transferred to Q1 and increase the dissipation in that device. Thirdly, gate charge will impact the MOSFETs' susceptibility to  $Cdv/dt$  turn on.

The drain of Q2 is connected to the switching node of the converter and therefore sees transitions between ground and  $V_{in}$ . As Q1 turns on and off there is a rate of change of drain voltage  $dV/dt$  which is capacitively coupled to the gate of Q2 and can induce a voltage spike on the gate that is sufficient to turn the MOSFET on, resulting in shoot-through current. The ratio of  $Q_{gd}/Q_{gs1}$  must be minimized to reduce the potential for  $Cdv/dt$  turn on.







Figure A:  $Q_{oss}$  Characteristic

## SO-8 Package Outline(Mosfet & Fetky)

Dimensions are shown in millimeters (inches)




DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.0532	.0688	1.35	1.75
A1	.0040	.0098	0.10	0.25
b	.013	.020	0.33	0.51
c	.0075	.0098	0.19	0.25
D	.189	.1968	4.80	5.00
E	.1497	.1574	3.80	4.00
e	.050	BASIC	1.27	BASIC
e1	.025	BASIC	0.635	BASIC
H	.2284	.2440	5.80	6.20
K	.0099	.0196	0.25	0.50
L	.016	.050	0.40	1.27
y	0°	8°	0°	8°



- NOTES:
1. DIMENSIONING & TOLERANCING PER ASME Y14.5M-1994.
  2. CONTROLLING DIMENSION: MILLIMETER
  3. DIMENSIONS ARE SHOWN IN MILLIMETERS (INCHES).
  4. OUTLINE CONFORMS TO JEDEC OUTLINE MS-012AA.
  - 5) DIMENSION DOES NOT INCLUDE MOLD PROTRUSIONS. MOLD PROTRUSIONS NOT TO EXCEED 0.15 (.006).
  - 6) DIMENSION DOES NOT INCLUDE MOLD PROTRUSIONS. MOLD PROTRUSIONS NOT TO EXCEED 0.25 (.010).
  - 7) DIMENSION IS THE LENGTH OF LEAD FOR SOLDERING TO A SUBSTRATE.


## SO-8 Part Marking Information

EXAMPLE: THIS IS AN IRF7101 (MOSFET)




Note: For the most current drawing please refer to IR website at: <http://www.irf.com/package/>

## SO-8 Tape and Reel (Dimensions are shown in millimeters (inches))



NOTES:  
 1. CONTROLLING DIMENSION : MILLIMETER.  
 2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS(INCHES).  
 3. OUTLINE CONFORMS TO EIA-481 & EIA-541.



NOTES :  
 1. CONTROLLING DIMENSION : MILLIMETER.  
 2. OUTLINE CONFORMS TO EIA-481 & EIA-541.

Note: For the most current drawing please refer to IR website at: <http://www.irf.com/package/>

## Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature.
- ② Starting  $T_J = 25^\circ\text{C}$ ,  $L = 0.57\text{mH}$ ,  $R_G = 25\Omega$ ,  $I_{AS} = 8.2\text{A}$ .
- ③ Pulse width  $\leq 400\mu\text{s}$ ; duty cycle  $\leq 2\%$ .
- ④ When mounted on 1 inch square copper board.
- ⑤  $R_\theta$  is measured at  $T_J$  of approximately  $90^\circ\text{C}$ .

Qualification information<sup>†</sup>

Qualification level	Industrial (per JEDEC JESD47F <sup>††</sup> guidelines)	
Moisture Sensitivity Level	SO-8	MSL1 (per JEDEC J-STD-020D <sup>††</sup> )
RoHS compliant	Yes	

† Qualification standards can be found at International Rectifier's web site: <http://www.irf.com/product-info/reliability>

†† Applicable version of JEDEC standard at the time of product release

International  
**IR** Rectifier

**IR WORLD HEADQUARTERS:** 101 N. Sepulveda Blvd., El Segundo, California 90245, USA  
 To contact International Rectifier, please visit <http://www.irf.com/photo-call/>